The RHIC Beam Synchronous Event System consists of centralized event encoders (one for each collider ring), which operate from the RF clock and the revolution clock provided by the RHIC RF system, and distributed embedded decoders. The Beam Synchronous Trigger Module (V124) is a general purpose 6U x 4HP, VMEbus controlled module that is compatible with the RHIC Beam Synchronous Event System and is designed to provide clocks and triggers for collider data acquisition systems and experiments. The V124 Module contains a separate memory (Bunch Fill Mask RAM) for each channel that is software configurable with the pattern of filled buckets (Bunch Fill Pattern) to permit bunch synchronous triggering/clocking. This module provides eight identical channels that can be configured independently or in pairs, and a buffered RF Clock output.
INTRODUCTION
The beam revolution time is approximately 12.78 ps, or 78.196K revolutions/second. The number of RF Buckets (buckets) per revolution per ring is 360. From these data, a 28.15 MHz RF bucket frequency is derived. The Beam Synchronous Event System carrier tracks a varying 14.07 MHz RF clock derived from the RF bucket frequency ill.
The Revolution Clock Event is transmitted when Bucket #1 passes the RF Wall Current Monitor in the 4 o'clock sector. Transmission delays of events are equalized such that each event is received at all locations at the same time. The Revolution Clock Event is decoded and used for clocking the Bucket #1 Delay Counter. The Bucket #1 Delay Counter synchronizes the occurrence of the Revolution Clock Event with the occurrence of Bucket #1 passing by the particular hardware location. This allows the Bunch Fill Mask RAM to always reference the Bunch Fill Pattern to Bucket #l.
Beam Synchronous Event Codes are decoded by the Event Mask Ram to determine if a particular event is used for triggering. Events selected for triggering will be synchronized to the Revolution Clock before triggering a channel.
The 
THEORY OF OPERATION

Phase Locked Loop
The fundamental purpose of the PLL (Phase Locked Loop) is to recover the RF Clock and reduce jitter from the bi-phase-mark modified Manchester serial data stream in the beam synchronous distribution system. The low jitter PLL output clock is then used to clock counters to provide accurate delays and is buffered for further distribution. Sub-nanosecond jitter is guaranteed by the use of an adaptive cable equalizer at the PLL input, and by the use of a differential loop filter design, low noise components, and careful component layout and PCB design.
A digital frequency discriminator avoids harmonic lock-up on signal acquisition. An on-board crystal can be selected with a control signal to provide an output when no input signal is available. Prototype jitter was controlled to an RMSA of 32 ps over 17 hours with pseudo-random data over the maximum specified cable length.
Counters
Eight identical trigger channels are resident on each module. Each channel consists of four programmable, cascadable counters: revolution, bucket, trigger and fine.
Revolution Counter
The Revolution Counter is a 16-bit down counter which is loaded with the desired revolution number and whose clock input is the Revolution Clock. This counter can be enabled by: This counter can be reloaded and re-enabled by:
Neither (one shot mode)
Bucket Counter
The Bucket Counter is a 10 bit down counter which is loaded with the desired bucket number for delayed triggering after enable and clocked by the recovered RF Clock. This counter can be enabled by:
This counter is reloaded and re-enabled by the Bucket Counter Terminal Count.
Trigger Counter
The Trigger Counter is a 32-bit down counter that is loaded with the desired number of triggers. This counter derives its' clock source from:
. 
Fine Counter
The Fine Counter (Delay) is a 16-bit delay which is implemented in two %bit silicon delay modules. 
Bunch Fill Mask RAM
Each channel contains 64 bytes (45 used) of RAM which can be loaded with a unique bunch fill pattern. The contents are shifted out a bit at a time at the RF Clock rate. Each bit corresponds to an RF bucket and determines whether that bucket will be used ,for triggering. The shifting is synchronized such that the sequence starts over at each occurrence of the delayed revolution clock.
Event Mask RAM
Beam Synchronous Event Codes are decoded and used as pointers into the Event Mask RAM to determine if that code will generate a channel trigger. Each module contains 256 bytes of SRAM that is configured with the channel-triggering pattern. Each bit in each memory location corresponds to a particular channel.
Timestamp
Each channel provides a 32-bit timestamp derived from the timestamp counter to allow data correlation [3] between data acquired from different systems in widely dispersed locations. The timestamp counter can be configured to count:
Beam Synchronous Events. The timestamp must be read before another timestamp counter save occurs or the contents will be overwritten. 
TRIGGERING MODES
Interrupts
Interrupts are supported with a programmable interrupt vector and IRQ level. A nested interrupt structure is employed to service the following hardware interrupts: 
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The RHIC Event System Error and Beam Synchronous Event System Error interrupts are change of status interrupts. Connection or removal of these inputs will cause an interrupt.
[I] T. Mask RAM between the decoding requirement of the Beam Synchronous Event System interface and the VMEbus. Access to this area of memory by VMEbus requests is allowed only during idle periods of Event System decoding. Highest priority for access is always granted to channel triggering requirements. Access to the Bunch Fill Pattern Mask RAM is also shared between loading the bunch fill shift register and the VMEbus. VMEbus reads and writes are only allowed during periods that the shift register is shifting out the bunch fill pattern. During loading of the shift register, VMEbus cycles are delayed. Highest priority is always granted to channel triggering requirements.
USER INTERFACE
Front Panel Connectors
The following twin axial inputs are provided:
